For more information regarding the security incident at F5, the actions we are taking to address it, and our ongoing efforts to protect our customers, click here.

Forum Discussion

satish_txt_2254's avatar
satish_txt_2254
Icon for Cirrus rankCirrus
Apr 25, 2017

F5 LTM4000S TPS license question

[root@F5-BIG-BT-4000S:Active:Standalone] config tmsh show sys license detail | perf_SSL_total_TPS [563] Does that means i have only 563 TPS support? [root@F5-BIG-BT-4000S:Active:Standalon...
application delivery
BIG-IP
CharlesCS's avatar
CharlesCS
Icon for Cirrus rankCirrus
Apr 25, 2017

It depends on what BIG-IP software version you're running.

 

Prior to BIG-IP 11.5.0, each logical CPU core is assigned a separate TMM instance, and each core processes both data plane (TMM-specific) tasks and control plane (non-TMM-specific) tasks.

 

Beginning in BIG-IP 11.5.0, data plane tasks and control plane tasks use separate logical cores on systems with Intel Hyper-Threading Technology (HT Technology) CPUs. Even-numbered logical cores (hyperthreads) are allocated to TMM, while odd numbered cores are available for other processes.

 

See K15468 for details.